31213159

9781243565020

Architectural Techniques to Mitigate the Effect of Spatial and Temporal Variations in Processors

Architectural Techniques to Mitigate the Effect of Spatial and Temporal Variations in Processors

Out of Stock

The item you're looking for is currently unavailable.

Ask the provider about this item.

Most renters respond to questions in 48 hours or less.
The response will be emailed to you.
Cancel
  • ISBN-13: 9781243565020
  • ISBN: 1243565020
  • Publication Date: 2011
  • Publisher: BiblioBazaar

AUTHOR

Tiwari, Abhishek

SUMMARY

Tiwari, Abhishek is the author of 'Architectural Techniques to Mitigate the Effect of Spatial and Temporal Variations in Processors', published 2011 under ISBN 9781243565020 and ISBN 1243565020.

[read more]

Questions about purchases?

You can find lots of answers to common customer questions in our FAQs

View a detailed breakdown of our shipping prices

Learn about our return policy

Still need help? Feel free to contact us

View college textbooks by subject
and top textbooks for college

The ValoreBooks Guarantee

The ValoreBooks Guarantee

With our dedicated customer support team, you can rest easy knowing that we're doing everything we can to save you time, money, and stress.